

OpenCPI
Matchstiq Z1 GP Out Component Data Sheet

OpenCPI Release: v2.3.4

Revision History

Revision	Description of Change	Date
v1.5	Initial Release	5/2019
v1.7	Table of Worker Configurations and Resource Utilization Table removed	5/2020

Summary - Matchstiq Z1 GP Out

Name	matchstiq_z1_gp_out
Worker Type	
OpenCPI Release	v2.3.4
Last Update	5/2020
Component Library	ocpi.assets.platforms.matchstiq_z1.devices
Workers	matchstiq_z1_gp_out.hdl
Tested Platforms	matchstiq_z1, xsim

Functionality

The Matchstiq-Z1 GP Out device worker controls the three GPIO pins, FPGA_GPIO1, FPGA_GPIO2, and FPGA_GPIO3 present on the Matchstiq-Z1 platform. It is configured for general purpose output.

Worker Implementation Details

The Matchstiq-Z1 GP Out device worker can control the GPIO pins via the property **mask_data**, it's (optional) input port, and the devsignal, **dev_gp**. The devsignal only controls FPGA_GPIO1, while the property and the (optional) port control all 3 pins.

The (optional) input port uses a protocol that has one opcode and contains data and a mask. See **gpio_protocol.xml** in **ocpi.core/specs/gpio_protocol.xml** for further details on the protocol.


The devsignal **dev_gp** is controlled by the lime_tx device worker through the lime_tx's **dev_txen_dac_in_txen** devsignal. This provides a way to control a device when transmit is enabled. By default FPGA_GPIO1 is controlled by lime_tx. When the Matchstiq-Z1 GP Out device worker is in the reset state, this signal is still controlled by lime_tx.

All three ways of controlling the GPIO pins set the values of pins using a data and mask. In order for a GPIO pin to take on the value of a set data bit, the corresponding mask bit has to be set. The MSW of **mask_data** and the data port data, must be the mask and LSW must be the data and the 3 LSB of the mask and data correspond to the three GPIO pins of the Matchstiq-Z1.

The **input_mask** property provides a way for enabling or disabling the use of the property "**mask_data**"; in port "data" and "mask"; or the devsignal "data" and "mask", if it desired to enable or disable any one of these ways of controlling the GPIO pins. By default all three are enabled.

Block Diagrams

Top level



Source Dependencies

`matchstiq_z1_gp_out.hdl`

- `assets/hdl/platforms/matchstiq_z1/devices/matchstiq_z1_gp_out.hdl/matchstiq_z1_gp_out.vhd`

`matchstiq_z1_gp_out_em.hdl`

- `assets/hdl/platforms/matchstiq_z1/devices/matchstiq_z1_gp_out_em.hdl/matchstiq_z1_gp_out_em.vhd`
- `assets/hdl/primitives/misc_prims/misc_prims_pkg.vhd`
`assets/hdl/primitives/misc_prims/edge_detector/src/edge_detector.vhd`

Worker Properties

Name	Type	Default	SequenceLength	ArrayLength	ArrayDimensions	Parameter	Accessibility	Usage
input_mask	uChar	0x07	-	-	-	false	Writable	Bitfield that allows enabling or disabling the use of the property "mask_data"; in port "data" and "mask"; or the devsignal "data" and "mask". Bit 0 is the property, bit 1 is the in port, and bit 2 is the devsignal. If a bit is a 1 then the corresponding way of controlling the GPIO pin is enabled.
mask_data	uLong	0	-	-	-	false	Volatile, Writable	Bitfield containing the data to write the GPIO pins and the mask. The mask allows setting GPIO pins on or off in a single operation. The MSW must be the mask and LSW must be the data and the 3 LSB of the mask and data correspond to the 3 GPIO pins of the Matchstiq-Z1. For example if mask_data = 0x00010003, the mask = 0x0001 and data = 0x0003. This would set gpio1 to 1.
simulation_p	bool	false	-	-	-	true	-	If true generate circuits for simulation logic.

Component Ports

Name	Protocol	Producer	Optional	Usage
in	gpio-protocol	false	true	Data to write GPIO pins

Worker Interfaces

matchstiq_z1_gp_out.hdl

Type	Name	DataWidth (b)	Advanced	Usage
StreamInterface	in	32	-	Data to write GPIO pins

Type	Name	Count	Optional	Master	Signal	Direction	Width	Description
DevSignal	dev_gp	1	True	False	data	Output	1	Controlled by dev.txen.dac.in.txen within the lime.tx device worker. Used to control GPIO1 pin.
					mask	Output	1	Controlled by dev.txen.dac.in.txen within the lime.tx device worker. Used in logic for controlling FPGA.GPIO1 pin.
DevSignal	dev_gp_em	1	False	True	enable	Output	1	Controls when the matchstiq_z1_gp_em device emulator should start sending messages.

Signals

Name	Type	Width (b)	Description
gpio1	out	1	Output to GPIO pins
gpio2	out	1	Output to GPIO pins
gpio3	out	1	Output to GPIO pins

Control Timing and Signals

The Matchstiq-Z1 GP Out device worker uses the clock from the Control Plane and standard Control Plane signals.

Worker Configuration Parameters

matchstiq_z1_gp_out.hdl

Performance and Resource Utilization

matchstiq_z1_gp_out.hdl

Test and Verification

The `matchstiq_z1_gp_out` device worker unit has three test cases and utilizes the `matchstiq_z1_gp_out_em` device emulator. Case 1 tests controlling the GPIO pins via the `mask_data` property, case 2 tests controlling them via the input port, and case 3 tests controlling via the `dev_gp` devsignal.

For the `mask_data` property and the data port, the tests that are done are: setting data bits high but not setting masks, setting data bits high and setting the appropriate mask bits high, clear data by setting data to 0x0000 and mask to 0x0007, and then set data bits high but only set some of the appropriate masks high.

For the devsignal the mask is held high but the data is toggled on and off.

The `generate.py` script generates the input data and generates golden data files. For case 1 and 3 the input file is a 0 byte file since the input port data is ignored in these two cases. A `.golden.data` file is generated for each case.

The `verify.py` script checks that the output data matches the expected output data contained in the `.golden.data` files.